Minimum number of 2-input NAND gates that will be required to implement the function: Y = AB + CD + EF is
2. Consider a two-level memory hierarchy system M1 &...
1.) In a Hexa-decimal system, (77) 16 – (3B)16 is equal to?
2.) What is the output of following switch network?
3.) If this circuit is considered as 4 Bit full adder, which takes 42ns...
We have come a long way since the days when CAD Engineers used to draw layouts on Graph papers. Sophisticated tools with multiple utilities to draw, verify and correct the layouts, and enhanced ‘User...
1. Familiarizing basic concepts about Clock Domain Crossing
1.1. Synchronous and asynchronous domains
In synchronous systems, the clock that operates on different logic is generated from the same source. The main clock is generated...
In a 6T-SRAM (Figure 1), node Q value determines the data stored in bit-cell. If value of node Q (VQ) is VDD, then data stored in bit-cell is 1 (one). Similarly, if VQ= 0V,...
error: Content is protected !!